Prospects of the Nonvolatile FPGA and Its application to Edge-Al Accelerators

Daisuke Suzuki

Adaptive Systems Laboratory E-mail: <u>daisuke@u-aizu.ac.jp</u>

4th Meeting of the CE Division



Short Biography

- Japanese Name: 鈴木 大輔
- English Name: Daisuke Suzuki
- Birthplace: Koriyama city, Fukushima
- Ph. D: Engineering in Tohoku Univ.
- Academic society: IEEE, IEICE, IPSJ

Research interests: Nonvolatile logic circuit, nonvolatile FPGA, and their application to AI accelerators

Working experience: (Actually, I was at Hanyu & Natsui laboratory, Tohoku Univ.)
Research Associate - Center for Spintronics Integrated Systems, Tohoku University (2010 - 2014).
Assistant Professor - Center for Innovative Integrated Electronic Systems, Tohoku University (2014-2015).
Assistant Professor - Frontier Research Institute for Interdisciplinary Sciences, Tohoku University (2015-2020).
Associate Professor - Computer Engineering Division, the University of Aizu (2020-).





1. Introduction

2. NV-FPGA and NV-LUT Circuit

3. Research Plan at UoA

4. Conclusion



Background

Internet of Things (IoT)

Applications: Healthcare, sports, agriculture, smart house/city, automated driving, etc...)





⊗ Strongly limited power supply

Low-power, energy-efficient edge-AI hardware is required.

2020/10/7

4th Meeting of the CE Division

Circuit information



Merit: Short design time, flexibility, low design cost Demerit: Large amount of standby power consumption

Nonvolatile FPGA (NV-FPGA)



NV-FPGA -> Suitable for IoT/AI device

会津大学



R-I Characteristic

One possible candidate for nonvolatile storage element

Cross-sectional SEM image

 I_M

Summary of Research Roadmap

|会|津|大







1. Introduction

2. NV-FPGA and NV-LUT Circuit

- LIM-based LUT Circuit
- Only-Once-Write Shifting
- NV-FPGA-Embedded MCU

3. Research Plan at UoA

4. Conclusion

会津大学 Logic-In-Memory (LIM) Structure



SA: Sense amplifier WT: Write transistor

Compact circuitry by sharing circuit components.

Use of Redundant MTJ Devices 会津大学

Process variation affects current levels I_{I} (logic 0), I_{H} (logic 1), and I_{REF} (reference current).



会津大学 Performance Comparison of 6-input LUT Circuit

D. Suzuki, et al., VLSI Circuits, 2015.



(NVSRAM: Nonvolatile SRAM)

Area and standby power reduction by LIM structure.

4th Meeting of the CE Division



Only-Once-Write Shifting^[1]

[1] D. Suzuki et al., Jpn. J. Appl. Phys., **57**, 04FE09 (2018).

Data-shit function -> Key function of the LUT circuit



Write power reduction by minimizing # of write access

SRAM-based LUT circuit



Proposed method is further fewer write access. -> Low-write-power consumption

2020/10/7

会津大学

Microcontroller Unit (MCU) for Sensor Node



会津大学

会津大学 NV-FPGA Accelerated NV-MCU

[Concept]

Replace sequential processing by CPU with **parallel processing by FPGA**

- \rightarrow reduce processing time and increase the amount of standby state
- \rightarrow further improve energy efficiency



Total power reduction by PG & FPGA-based acceleration



Comparison of Past Works



47.14µW Operation at 200MHz is achieved.





1. Introduction

2. NV-FPGA and NV-LUT Circuit

3. Research Plan at UoA

4. Conclusion

(1) Establish EDA Tool Flow for NV-FPGA

In current situation, almost of NV-FPGA design is manual.
 -> Establish design automation flow of the NV-FPGA

会津大学



会津大学 (2) Design NV-FPGA-based AI Accelerator



Massively parallel computing is required.



NV-FPGA-Based BCNN Accelerator



Massively parallel architecture with no wasted standby power consumption



[with Prof. Ben]
Competitive Research Fund 2020 in UoA,
`` Development of an Energy-efficient
Heterogeneous Spiking Neuro-inspired System
for Deep Neural Networks."

[with Prof. Saito] IoT/AI Device Cluster

|会|津|大|学|





1. Introduction

2. NV-FPGA and NV-LUT Circuit

3. Research Plan at UoA

4. Conclusion



NV-FPGA and NV-LUT Circuit

Compact & variation resilient circuity by using LIM structure

- Low-power data shifting by using only-once-write shifting
- Energy-efficient NV-MCU chip by embedding NV-FPGA

Research Plan

- Establish EDA Tool Flow for NV-FPGA
- Design NV-FPGA-based AI Accelerators
- Collaborations with UoA members (Prof. Ben, Prof. Saito, etc.)