

Prospects of the Nonvolatile FPGA and Its application to Edge-AI Accelerators

Daisuke Suzuki

Adaptive Systems Laboratory
E-mail: daisuke@u-aizu.ac.jp

Japanese Name: 鈴木 大輔

English Name: Daisuke Suzuki

Birthplace: Koriyama city, Fukushima

Ph. D: Engineering in Tohoku Univ.

Academic society: IEEE, IEICE, IPSJ

Research interests:

Nonvolatile logic circuit, nonvolatile FPGA, and their application to AI accelerators

Working experience: (Actually, I was at Hanyu & Natsui laboratory, Tohoku Univ.)

Research Associate - Center for Spintronics Integrated Systems, Tohoku University (2010 - 2014).

Assistant Professor - Center for Innovative Integrated Electronic Systems, Tohoku University (2014-2015).

Assistant Professor - Frontier Research Institute for Interdisciplinary Sciences, Tohoku University (2015-2020).

Associate Professor - Computer Engineering Division, the University of Aizu (2020-).

1. Introduction


2. NV-FPGA and NV-LUT Circuit

3. Research Plan at UoA

4. Conclusion

Internet of Things (IoT)

Applications: Healthcare, sports, agriculture, smart house/city, automated driving, etc...




- >90B connections in 2025 [1]
- > \$2.7 trillion economic impact [2]

[1] <https://www.idcjapan.co.jp/Press/Current/20180813Apr.html>

[2] M. Mohammadi, et al., IEEE Communication Surveys & Tutorials, vol. 20, no. 4, pp. 2923-2960, 2018.

- Not cloud-centric data processing, but distributed data processing
- Recognition (Image, sound, etc.)




Artificial intelligence (AI) on edge



Image recognition

*B.Moons et al. ISSCC 2017

@ 1 Tops/W
> 30mJ/frame




1200mAh-1.5V Battery
< 2 Hour Operation*

[3] J. Yang et al., ISSCC 2019


⊗ **Strongly limited power supply**

Low-power, energy-efficient edge-AI hardware is required.

Circuit information



Users can implement various digital circuits




Merit: Short design time, flexibility, low design cost
Demerit: Large amount of standby power consumption

Nonvolatile FPGA (NV-FPGA)

Always turned ON


(PS: Power switch)

SRAM & CMOS FF (Volatile)




Quickly turned on/off

Nonvolatile memory & FF




(A: Active I: Idle)



CMOS-only FPGA(volatile)

☹ **Always on to keep data**
→ **High standby power**




Nonvolatile FPGA

☺ **Instant on/off w/o losing data**
→ **Ultra-low standby power**


NV-FPGA -> Suitable for IoT/AI device

Magnetic Tunnel Junction(MTJ) Device




Variable resistor

D. Suzuki, et al.,
VLSI Circuits, 2009.




Cross-sectional SEM image



R-I Characteristic

One possible candidate for nonvolatile storage element


Summary of Research Roadmap



[Circuit level]

2-input NV-LUT circuit chip

VLSIC 2009



Variation resilient 6-input NV-LUT circuit

MMM2011/JAP2012

Differential-pair-based NV-FF

SSDM2011/JJAP2012

Compact routing switch

MMM 2013/JAP2014

Compact NV-LUT circuit

SSDM2012/JJAP2013

Compact NV-FF

ELEX2014

Compact multi-context NV-LUT circuit

SSDM2014/JJAP2015

Low-power NV-FF

MMM2014/JAP2015

Low-energy MTJ write circuit

Intermag2014/TMAG2014

Low-power shift function for NV-LUT circuit

SSDM2017/JJAP2018

Compact/low-power NV-FF

SSDM2015/JJAP2016

Compact fracturable NV-LUT circuit

SSDM2018/JJAP 2019

Shift controller for NV-LUT circuit

SSDM2019/JJAP2020

Data shifting in BCNN accelerator

SSDM2020

[Architecture level]

1st NV-FPGA test chip




ELEX 2013

2nd NV-FPGA test chip



VLSIC 2015

NV-FPGA embedded NV-MCU



ISSCC 2019

Design automation of NV-FPGA

ISMVL2020 (TBP)

1. Introduction




2. NV-FPGA and NV-LUT Circuit

- LIM-based LUT Circuit
- Only-Once-Write Shifting
- NV-FPGA-Embedded MCU

3. Research Plan at UoA

4. Conclusion

Logic-In-Memory (LIM) Structure



☺ Logic and memory functions are compactly merged.




SA: Sense amplifier WT: Write transistor

Compact circuitry by sharing circuit components.

Use of Redundant MTJ Devices



☹ Process variation affects current levels

I_L (logic 0), I_H (logic 1), and I_{REF} (reference current).



Variation resilient circuitry without area overhead

D. Suzuki, et al., VLSI Circuits, 2015.




(NVSRAM: Nonvolatile SRAM)

Area and standby power reduction by LIM structure.

[1] D. Suzuki et al., Jpn. J. Appl. Phys., **57**, 04FE09 (2018).

Data-shift function -> Key function of the **LUT circuit**




Updated

☺ **Number of write access per cycle is minimized to one.**

Write power reduction by minimizing # of write access


SRAM-based LUT circuit



	Conventional	Proposed
# of write access per cycle (K-input LUT)	2^K	1

**Proposed method is further fewer write access.
-> Low-write-power consumption**

Source: Renesas



Ultra-low-power/high-performance MCU is required for intelligent sensor node app.


[Concept]

Replace sequential processing by CPU with **parallel processing by FPGA**

- reduce processing time and increase the amount of standby state
- further improve energy efficiency


Sequential processing
with NV-CPU

Parallel processing with
FPGA-based accelerator



Total power reduction by PG & FPGA-based acceleration

Comparison of Past Works



47.14 μW Operation at 200MHz is achieved.

1. Introduction


2. NV-FPGA and NV-LUT Circuit

3. Research Plan at UoA

4. Conclusion


(1) Establish EDA Tool Flow for NV-FPGA

- ☹ In current situation, almost of NV-FPGA design is manual.
- > Establish design automation flow of the NV-FPGA



[1] M. Courbariaux et al., arXiv:1602.02830, 2016.

Example: Binary Convolutional Neural Network (BCNN) [1]



```

for (to=0; to<M; to++)
  for (row=0; row<R; row++)
    for (col=0; col<C; col++)
      for (ti=0; ti<N; ti++)
        for (i=0; i<K; i++)
          for (j=0; j<K; j++)
            ofm[to][row][col] += weight[to][ti][row+i][col+j] * ifm[ti][row+i][col+j];



```

SUM -> Bit-count **Multiplication -> XNOR**

Binary information

Massively parallel computing is required.

NV-FPGA-Based BCNN Accelerator



Massively parallel architecture with no wasted standby power consumption

[with Prof. Ben]

Competitive Research Fund 2020 in UoA,

“ Development of an Energy-efficient
Heterogeneous Spiking Neuro-inspired System
for Deep Neural Networks.”

[with Prof. Saito]

IoT/AI Device Cluster

1. Introduction

2. NV-FPGA and NV-LUT Circuit

3. Research Plan at UoA

4. Conclusion

NV-FPGA and NV-LUT Circuit

- Compact & variation resilient circuitry by using LIM structure
- Low-power data shifting by using only-once-write shifting
- Energy-efficient NV-MCU chip by embedding NV-FPGA

Research Plan

- Establish EDA Tool Flow for NV-FPGA
- Design NV-FPGA-based AI Accelerators
- Collaborations with UoA members (Prof. Ben, Prof. Saito, etc.)